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[571 ABSTRACT 
An apparatus for injecting errors into a FDDI token 
ring network is disclosed. The error injection scheme 
operates by fooling a FORMAC into thinking it sent a 
real frame of data. This is done by using two RAM 
buffers. The RAM buffer normally accessed by the 
RBCDPC becomes a SHADOW RAM during error 
injection operation. A dummy frame is loaded into the 
shadow RAM in order to fool the FORMAC. This data 
is just like the data that would be used if sending a 
normal frame, with the restriction that it must be 
shorter than the error injection data. The other buffer, 
the error injection RAM, contains the error injection 
frame. The error injection data is sent out to the media 
by switching a multiplexor. When the FORMAC is 
done transmitting the data, the multiplexor is switched 
back to the normal mode. Thus, the FORMAC is un- 
aware of what happened and the token ring remains 
operational. 
2 Claims, 2 Drawing Sheets 
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FDDI NETWORK TEST ADAPTOR ERROR 
INJECTION CIRCUIT 
The invention described herein was made in the per- 
formance of work under NASA Contract No. NAS9- 
18200 and is subject to the provisions of Section 305 of 
the National Aeronautics and Space Act of 1958 (42 
U.S.C. 2457). 
BACKGROUND INFORMATION 
1. Field of the Invention 
This invention relates to a circuit for injecting data 
containing error into an electronic circuit for which 
data containing errors may not normally be transmitted. 
In particular, an error injection circuit for testing a fiber 
optic distributed data interface (FDDI) network is de- 
scribed. 
2. Background of the Invention 
FDDI token ring networks are well known to those 
skilled in local area network technology. FDDI is a 
result of American National Standards Institute Com- 
mittee X3T9. It supports a variety of networks config- 
ured in a variety of topologies and provides for secure 
transmission across long distance links. 
The FDDI interface defined in X3T9.5 relates to the 
lower layers of the Open Systems InterconnectionAn- 
ternational Organization for Standardization 
(OSIASO) model. Additional information on the ANSI 
X3T9.5 standard can be found in IS0  9314-2 (1989) 
“Fiber Distributed Data Interface (FDDI) Media Ac- 
cess Control (MAC)” and IS0  9314-1 (1989) “Fiber 
Distributed Data Interface (FDDI) Physical Layer 
Protocol (PHY)”. Further information can be found in 
US. Pat. No. 4,979,167 and 4,890,304, both assigned to 
Advanced Micro Devices, Inc. These patents relate to 
specific implementations of FDDI networks. 
As well known by those skilled in FDDI network 
technology, information to be transmitted over the 
FDDI network resides in a memory, or RAM buffer. 
When data is to sent out, a RAM buffer controller 
(RBC) and data path controller @PC) work simulta- 
neously to send the data to a fiber optic media access 
controller (FORMAC). The FORMAC sends the data 
to be transmitted to an Encodermecoder (ENDEC). 
The ENDEC then sends the data to the fiber optic 
transmitter. 
The FOFWAC performs media access control 
(MAC) layer protocol for the FDDI network. The 
FORMAC determines when a node can get access to 
the network and implements logic required for token 
handling and address recognition generation. The 
FORMAC controls the transmission of data by an inter- 
nal transmit state machine that implements the FDDI 
MAC functions. Before the data is transferred, the 
FORMAC insures that the data (frame) to be sent corre- 
sponds to the FDDI standard for sending a frame. The 
standard states the maximum frame length, what infor- 
mation the frame should contain, and amount of pream- 
ble needed in front of the frame before a frame transmis- 
sion can take place. The FORMAC can also generate 
FDDI command symbols. The FORMAC insures that 
only valid frames and symbols will be transmitted onto 
the optical media. 
The FORMAC is also involved in the reception of 
data (frames). If the incoming frames contain errors, the 
FOFWAC has the responsibility of detecting these 
errors and logging them so that the higher layers of 
2 
software can tell if any errors occurred during frame 
transmission and reception. 
Since the FORMAC is only able to send valid frames 
and symbols, a problem arises that it is impossible to 
5 verify that the receiving FORMAC and its supporting 
chips can detect and recover from errors. To verify 
correct operation of this logic, it is necessary to have 
some means of injecting data containing errors onto the 
fiber optic media. Existing devices to perform error 












operate as network node with a functional MAC layer. 
OBJECTS OF THE INVENTION 
It is the object of this invention to provide a circuit 
for injecting errors into a FDDI network. 
It is also an object of this invention to provide a 
method for verifying the operation of an FDDI inter- 
face. 
Is is another object of this invention to provide a 
circuit for injecting errors into a FDDI network which 
can also operate as a network node with fully functional 
MAC entity. 
SUMMARY OF THE INVENTION 
These objects, and other advantages to become ap- 
parent, are achieved by the error injection circuit (EIC) 
of this invention. The EIC is situated between the FOR- 
MAC and ENDEC logic, and allows the transmission 
of invalid frames of data, valid frames, and invalid/valid 
line state symbols streams onto a fiber optic bus. The 
EIC employs a shadow RAM concept to allow it to 
operationally coexist with the FORMAC, thereby pro- 
viding a single test adapter design to meet the require- 
ments of a wide range of FDDI hardware/software test 
environments. 
The error injection scheme operates by fooling the 
FORMAC into thinking it sent a real frame of data. 
This is done by using two RAM buffers. The RAM 
buffer normally accessed by the RBC/DPC becomes a 
SHADOW RAM during error injection operation. A 
dummy frame is loaded into the shadow RAM in order 
to fool the FORMAC. This data is just like the data that 
would be used if sending a normal frame, with the re- 
striction that it must be shorter than the error injection 
data. The other buffer, the error injection RAM, con- 
tains the error injection frame. The error injection data 
is sent out to the media by switching a multiplexor. 
When the FORMAC is done transmitting the data, the 
multiplexor is switched back to the normal mode. Thus, 
the FORMAC is unaware of what happened and the 
token ring remains operational. 
BRIEF DESCRIPTION OF THE DRAWING 
FIG. 1 is a high level block diagram of the error 
FIG. 2 is a block diagram of the error injection logic 
injection circuitry. 
shown in FIG. 1. 
DETAILED DESCRIPTION OF THE 
INVENTION 
As commonly known in the art, the FORMAC con- 
trols the transmission of data by an internal transmit 
state machine that implements the FDDI MAC func- 
tions. Before the data is transferred, the FORMAC 
insures that the data (frame) to be sent corresponds to 
the FDDI standard for sending a frame. The standard 
states the maximum form length, the information the 
frame should contain, and the amount of preamble 
as to preserve normal token ring operation. The error 
injection data is sent out to the media by switching a 
multiplexor 26 (MVX). The MUX 26 is switched under 
hardware control. This takes place as soon as the FOR- 
MAC 20 informs the DPC to start sending data. As the 
data is being sent to the FORMAC from the DPC, the 
data from the EIR 24 is being sent out. The data from 
the SHADOW RAM 22 that the FORMAC 20 thinks it 
is sending is discarded. When the FORMAC 20 is done 
transmitting the data, the MUX 26 is switched back to 
the normal mode. Thus, the FORMAC 20 is unaware of 
what happened, and the token ring remains operational. 
The Error Injection Circuit @IC) 28 is located be- 
tween the FORMAC 20 and ENDEC 30. When a 
FDDI card is in the error injection mode the data to be 
transmitted originates from the EIC 28. In normal trans- 
mission the data comes from the FORMAC 20. In order 
to provide this interface, the EIC 28 must monitor vari- 
ous statushandshake signals provided by the FOR- 
MAC and DPC, and must drive additional control bits 
to the EIR 24 and multiplexer (Mvx) 26. The Error 
Injection Logic (EIL) 32 provides this capability, as 
further described below. 
As stated previously, the FORMAC 20 manages the 
data flow in and out of the FDDI card. The FORMAC 
20 informs the DPC when the transfer of data onto the 
media can start. For the transmission of data: 
The DPC notifies the FORMAC 20 that it has data to 
be transmitted by asserting the Ready to Transfer 
Byte (RDYTBYT) line. 
When the FORMAC 20 realizes that the DPC has 
data to transfer, it waits for a token. Upon the 
receipt of the token the FORMAC notifies the 
DPC to start sending the data by asserting the 
Transfer Byte (XFERBYTE) line. 
When the DPC knows that XFERBYTE is active it 
starts sending the data to the FORMAC. 
5,363,379 
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needed in front of the frame before frame transmission The FORMAC then sends the data to the ENDEC 
can take place. The FORMAC can also generate FDDI 30 which sends the data to a fiber optic transmitter 
command symbols. The FORMAC insures that only (FIG. 1). 
valid frames and symbols will be transmitted on the The Error Injection Logic 32 uses the same signals to 
optical media. 5 start the injection of errors onto the media. The EIL 32 
The FORMAC is also involved in the reception of is shown in FIG. 2. The EIL 32 includes of five func- 
data (frames). If the incoming frames contains errors the tional components: E1 Address Counter and Byte 
F O M A C  has the responsibfiity of detecting these Counter 50, E1 Control Logic 52, E1 State Machine a, 
errors and logging them so that the higher layers of Node Processor (NP) Interface 56, and a Multiplexer 
software can tell if any errors occurred during frame lo 58. 
transmission and reception. The E1 Address Counter 52 and Byte Counter 50 
With the FOMAC only being able to send valid controls the number of bytes to be injected onto the 
frames and it is impossible to verify that the media. The E1 control Logic 52 contains the logic nec- 
receiving FORMAC and its supporting can detect essary to trigger the error injection process. The logic 
15 controls the selection of the data MUX 26, the starting and recover from errors. 
Referring to FIG. 1, the injection scheme ofthis of the Address Counter 50 and the E1 State Machine 54. 
invention operates by fooling the F~~~~ 20 into The E1 State Machine 54 performs two modes of error 
thinking it sent a real frame. is done by using two injection. One mode is frame status injection and the 
RAM buffers. ne RAM buffer normally accessed by 2o other is full error injection. Frame status injection 
the R~~~~~ becomes a S H ~ D ~ ~  RAM 22 during changes the R/s Status bits Of the data stream being transmitted. Full error injection injects entire frame error injection operation. A data frame containing sequences. The E1 State Machine 54 executes the fol- dummy data in proper format is loaded into the lowing state sequences for the full error injection mode SHADOW RAM 22 in order to fool the FORMAC. of operation: This data is similar to the data used if sending a normal 25 
frame, with the restriction that it must be shorter than 
the frame containing the error that is to be injected. The STATE Description 
other buffer, the ERROR INJECTION RAM 24 #1: Arm Injection hardware, The next 
(EIR), contains the error injection frame. It is important 
that the FORMAC 20 thinks it sent a correct frame so 30 
available token will be captured by the FORMAC 
hardware, and error injection will be performed. 
. #2: Wait for RDYTBYT and XFERBYTE to go active. 
When this happens the FORMAC 20 and DPC start 
the transfer of the SHADOW RAM 22 (FIG. 1). 
Enable the Address Counter 50 and select the MUX 
26. The address counter selects the address of 
the data to be transferred onto the media from 
the ERROR INJECTION RAM 24 (FIG. 1). 
Interjection of data continues until the E1 Byte 
Counter 50 reaches its terminal value. 
Check that the TOKISD signal from the FORMAC 20 
is latched. This signal is used to inform E1 
hardware that the FORMAC 20 has completed 
transmission of the dummy data from the SHADOW 
RAM 22 (FIG. 1). The TOKISD signal must occur 
before the E1 Byte Counter expires. 
Reset E1 Arm and TOKISD latch. 
#3: 
35 
# 4  
40 
#5: 
TESTER ERROR INJECTION SCHEME 
A typical error injection scheme occurs as follows: 
Load the ERROR INJECTION RAM 24 with the 
data pattern to be transmitted. The first symbol pair 
must be preamble. The source of the data is irrele- 
vant to the description of the invention. In this 
preferred embodiment. The data comes from an 
IBM PS/2 with MicroChannel bus which is con- 
nected to a token ring network. (IBM, PS/2 and 
55 MicroChannel are trademarks of International 
Business Machines Corporation) 
A dummy frame is loaded into the SHADOW RAM 
22 from the MicroChannel. 
The Node Processor 56 sets up the EIC 28 for error 
injection operation by selecting buffer RAM error 
injection configuration, and by writing the E1 Byte 
Count 50 with the number of bytes to be injected. 
Arm the EIL 32. This is done via a Node Processor 
56 write to a register in the E1 Control Logic 52. 
Queue the dummy frame in the SHADOW RAM 20 
to the FORMAC 20 for transmission. 
The next token will be captured by the FORMAC 20 







Node Processor Status 
The Node Processor Interface 56 includes access by a 
generic on-card processor bus to the following status 
frame. The EIC will insert data from the ERROR 
INJECTioN RAM 24 Onto the fiber Optic media 
in place of the dummy frame. 
5 bits: NODE PROCESSOR INTERFACE 
The Node Processor Interface 56 provides access by 
a generic on-card processor bus to control E1 functions 
and monitor E1 status. 
Node Processor Control 
The NP Interface 56 includes access by a generic 
on-card processor bus to the following control register 
bits in the E1 Control Logic 52: 
TESTENABLE bit The TESTENABLE bit serves to 
20 enable/disable page error injection 
hardware. 
The CFG-EI-HS bit selects buffer 
memory configuration. A zero (0) is 
for normal buf€er memory configuration 
and a one (1) is for buffer memory 
partitioned for EVHS. This bit is 
set to a 1 while error injection is in 
progress and to a 0 for loading the 
error injection buffer memory. 
The ARM-E1 bit is set to arm error 
injection hardware. The next 
available token will be captured by 
FORMAC hardware, and error injection 
will be performed. Following 
bit is automatically reset. 
The R-S bits are used for the frame 
status error injection scheme to 
transmit faulted symbols in the frame 
status field of the next transmit 
frame. 
The E1 Count register in E1 Address 
CFG-EI-HS bit 
25 
30 ARM-E1 bit 
completion of error injection, this 35 
R-S (3-bits) 
40 
E1 Count Register 
STATUS FIELD Description 
ARM-E1 status bit 
EI-ERROR bit 
The ARM-E1 status bit is the read-back 
for the ARM-E1 bit. 
The EI-ERROR Status bit is set when 
the E1 Byte Counter expires before the 
FORMAC releases the token during error 
injection activity. 
5 We claim: 
1. Apparatus for injecting data frames containing 
means for controlline: fiber oDtic media access and 
errors onto a FDDI token ring network comprising: 
performing validacon of data frames to be trans- 
mitted over the FDDI network; 
logic means connected to the fiber optic media access 
controlling means; 
a first RAM buffer containing dummy data frames 
having valid formats; 
a second RAM buffer containing data frames having 
invalid formats; and 
means for multiplexing the data frames from the first 
and second RAM buffers, said multiplexing means 
having as inputs the two RAM buffers and the 
logic means, and providing as its output the data 
frames from one of the RAM buffers under control 
of said logic means, 
said logic means first initiating the transmission of 
data frames from the first RAM buffer and upon 
completion of the validation of the data frames, 
discarding the valid data frames and switching the 
multiplexing means to permit transmission of the 
invalid data frames from said second RAM buffer, 
whereby invalid data frames can be transmitted over 
the FDDI network to permit testing of the error 
correction capability FDDI network. 
2. The amaratus as claimed in claim 1 wherein said 
. I  
logic means includes an error injection state machine, 
error injection control logic, and means for interfacing 
(16 bits) Counter and Byte Counter 50 contains 
the number of symbol pairs (bytes) to 
be injected onto the fiber optic bus. 45 a computer node to the error injection control logic. * * * * *  
50 
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